Building a RISC-V CPU core